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ABSTRACT
Increasingly severe parameter variations that are observed in advanced nanoscale
technologies create great obstacles in designing high-performance, next-generation
digital integrated circuits (ICs). Conventional design principles impose increased
design margins in power supply, device sizing, and operating frequency, leading
to overly conservative designs which prevent the realization of potential benefits
from nanotechnology advances. In response, robust digital circuit design tech-
niques have been developed to overcome processing non-idealities. Statistical
error compensation (SEC) is a class of system-level, communication-inspired tech-
niques for designing energy-efficient and robust systems. In this thesis, stochas-
tic sensor network on chip (SSNOC), a known SEC technique, is applied to a
computational kernel implemented with carbon nanotube field-effect transistors
(CNFETs). With the aid of a well-developed CNFET delay distribution modeling
method, circuit simulations show up to 90× improvement of the SSNOC-based
design in the circuit yield over the conventional design. The results verify the
robustness of an SEC-based design under CNFET-specific variations. The error
resiliency of SEC allows CNFET circuits to operate with reduced design mar-
gins under relaxed processing requirements, while concurrently maintaining the
desired application-level performance.
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CHAPTER 1
INTRODUCTION AND BACKGROUND
Variations in nanoscale technologies create huge challenges in designing robust and
power-efficient digital ICs. Fortunately, many techniques have been developed to
improve the robustness of digital systems against variations. In this chapter, the
problem of variations is presented, followed by a review of selected robust design
techniques for very-large-scale integrated (VLSI) circuits.
1.1 Variations in Nanoscale Technologies
1.1.1 Variations in Deeply Scaled CMOS
Today, in deeply scaled CMOS technology, variations in process, voltage and tem-
perature (PVT) create significant reliability issues for digital VLSI systems [1–3].
Even though variations were present in earlier ICs, they did not create serious is-
sues because the transistor dimensions were large enough that the effects of PVT
variations were negligible. As the transistor size keeps shrinking, however, param-
eter variations are becoming more problematic for the IC industry. Since 2004,
when transistors with channel lengths smaller than 90 nanometers were being pro-
duced, it was realized that PVT variations created huge challenges in designing
high-performance and low-cost circuits [1,2]. Even though process control has im-
proved and better fabrication equipments have been developed in recent several
decades, the problem of PVT variations is becoming more critical in designing
current and future generation ICs.
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In general, variations can be classified into two types: global and local. Global
variations are due to inconsistencies in the manufacturing environment, resulting
in variations in the electrical properties between dies. These inconsistencies usu-
ally shift the properties of all transistors on the same die in a similar way [1]; thus,
global variations are referred to as die-to-die (D2D) variations. On the other hand,
local variations are unpredictable differences between transistors on the same die,
and are commonly known as within-die (WID) variations. There are many sources
of local variations, with one of the most important sources being random dopant
fluctuations [1]. In advanced CMOS processes, a transistor contains only a few
hundred dopants. Thus, if the number of dopants varies slightly, the gate volt-
age needed to turn on a transistor can vary [1]. Local variations usually impact
transistors in an independent manner, which makes the circuit performance ex-
tremely unpredictable [1]. Besides process variations, supply voltage fluctuations
and non-uniform operating temperatures can also account for circuit parameter
variations.
Transistors have random features due to PVT variations, making deeply scaled
CMOS circuits behave in a non-deterministic manner. The impact of these vari-
ations on a digital circuit can usually be modeled as the circuit delay variations.
For example, threshold voltage (Vt) variations can generate random propagation
delays in logic gates. The transition time at the output node of a logic gate de-
pends on the drive current IDS, and the load capacitance. When a transistor is in
the saturation mode, IDS is proportional to the overdrive voltage, which is defined
as the difference between the gate-to-source voltage VGS and Vt. Thus, Vt vari-
ations lead to variations in IDS, resulting in random propagation delays. Figure
1.1 shows that the variance of Vt increases with transistor dimension scaling [1],
and it is expected that the variance of the circuit delay will also increase.
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Figure 1.1: Threshold voltage distribution for scaled CMOS technologies [1].
1.1.2 Emerging Technologies
As predicted by Gordon Moore about half a century ago [4], researchers and engi-
neers have managed to shrink technology features and made faster, smaller, and
cheaper ICs with silicon-based transistors. Moore’s law states that the number of
transistors integrated on a chip doubles approximately every two years; and this
law has been valid for the past 50 years and is the driving force behind the infor-
mation age. However, the rate of scaling has slowed down during the past decade;
and, as many believe that the scaling of silicon transistors will eventually reach
fundamental limits imposed by physics, some researchers predict that Moore’s law
will end in the near future [5, 6]. Regardless of when and how Moore’s law will
cease, much research effort is being spent on discovering beyond CMOS devices.
Many newly developed beyond-CMOS devices have shown promising proper-
ties [7]. For example, CNFETs, compared with CMOS technologies, have been
projected to provide an order of magnitude improvement in the energy-delay
product (EDP), with great scalability [8]. Graphene-based transistors present
high carrier mobilities and provide opportunities to design high-performance ra-
dio frequency (RF) circuits [9, 10]. Spin-based transistors have the potential of
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realizing ultra low-power computations and enabling novel circuit applications of
non-volatile logic and reconfigurable logic [11].
Beyond-CMOS technologies present great potential in building novel, low-power
and high-performance ICs, but many exhibit PVT variations as observed in deeply
scaled CMOS [12–15]. Further, process variations in beyond-CMOS devices could
be more severe than those in CMOS [16].
1.2 A Review of Robust Digital VLSI Design Techniques
1.2.1 The Need of Robust Digital VLSI Design Techniques
Deeply scaled CMOS and emerging beyond-CMOS processes hold great potential
in designing high-performance, low-power, next-generation ICs, but they both
suffer from severe variations, preventing their theoretical improvements to be re-
alized. To overcome PVT variations, traditional design methodology requires
safety margins in design parameters, such as supply voltage, operating clock or
transistor size. This conservative approach leads to increased power and lower
performance. For example, circuits with advanced devices may not be able to run
at a higher clock frequency because of variations, even if the electrical properties
of the device indicate smaller circuit delays. This effect can be illustrated in Fig-
ure 1.2, where dummy path delay histograms of a circuit built using CMOS and
using a new device are plotted. The delay needed for a combinational logic circuit
to respond to new inputs and produce correct outputs is a random variable, and
a path delay histogram is often used by designers to view this effect. In the path
delay histogram, the y-axis plots the occurrences of possible path delays, and the
x-axis shows the possible delays in a circuit. A path delay histogram is equivalent
to the path delay distribution if the input distribution is assumed to be uniform.
The largest delay is commonly referred to as the critical path delay, which sets the
clock frequency. Figure 1.2 illustrates that the improvement in circuit frequency
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can be reduced due to variations.
Figure 1.2: Path delay histogram (dummy plots) showing loss in throughput
improvement between CNFET circuits and CMOS circuits due to variations.
Simply increasing safety margins can be overly conservative and can lead to a
large design overhead in terms of area or power consumption; however, not in-
creasing safety margins under severe variations can produce circuit errors. Thus,
robust VLSI design techniques are greatly needed. Over the past few decades,
many robust digital circuit design techniques have been developed. Variation tol-
erant techniques intentionally reduce PVT variations in order to lower the design
overhead; while error-resilient techniques aim to design robust and energy-efficient
circuits in the presence of hardware errors. The latter approach can significantly
reduce the overhead by improving circuits error resiliency, allowing circuits to op-
erate under PVT variations with reduced safety margins. In this chapter, several
robust design techniques are reviewed due to their popularities and outstanding
performance. The focus of this review is not only to reveal the design philosophy,
but also to evaluate the effectiveness of these techniques in terms of robustness
improvements. A brief discussion of the limitations of each technique is presented
at the end of each subsection.
5
1.2.2 Critical Path Isolation
Critical path isolation for timing adaptiveness (CRISTA) is a recently developed,
low-power, and variation-tolerant design paradigm for digital circuits [17]. A re-
cent project reported that an average of 60% power reduction can be achieved by
implementing CRISTA on a set of benchmark circuits with 18% die area overhead,
compared to conventional designs [17].
The success of CRISTA relies on carefully exploiting the statistical timing be-
havior of combinational logic circuits. As previously noted in Section 1.2.1, the
critical path delay is used by designers to set the clock period. However, when the
critical path is idle, which happens much more often than not, correct results can
be computed before the end of a clock period, resulting in clock period overhead.
Based on this effect, CRISTA manipulates the path delay distribution to create
opportunities for relaxing design constraints. Figure 1.3 [17] shows an example of
a desired path delay distribution favored by CRISTA. In the example, two groups
of delays are separated from each other. The group with smaller delays can be
referred to as non-critical delays and the group with larger delays as critical de-
lays. There are two reasons of identifying a group of delays as critical [17]. First,
for complicated digital circuits, it is hard to identify the longest path since there
are probably multiple paths with very large delays. Second, if PVT variations are
taken into consideration, the largest path delay may vary. In Figure 1.3, a large
gap is placed between non-critical path delays and the one-cycle delay target,
which sets the clock frequency; due to this gap, relaxed design parameters such as
scaled voltages can be applied, in order to reduce the dynamic power consump-
tion. When critical path delays are activated, the computation cannot be done
within one clock, and the circuit will switch to the mode of two-cycle operation
to allocate more computation time. If critical paths are not activated, the circuit
can revert to the normal mode in the next clock cycle.
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Figure 1.3: Desired path delay distributions for CRISTA [17].
According to [17], three design principles are necessary for CRISTA:
1. Critical path delays need to be isolated and a large gap needs to be created
between critical delays and non-critical delays.
2. The probability of critical path excitations needs to be minimized.
3. The circuit operation needs to be switched to two-cycle mode when critical
paths are excited.
The first principle is to ensure that there is enough room to relax design con-
straints, such as voltage and frequency; and the size of the timing slack also
indicates the tolerance to variations. The second principle can help to minimize
throughput penalties from switching to the two-cycle operation mode. The third
principle is needed to avoid timing violations.
Based on the design principles, CRISTA design methodology includes the follow-
ing steps. First, circuit synthesis with an input-based logic partition is conducted
to isolate the critical paths. During this process, Shannon-expansion-based par-
titioning [17, 18] is applied to expand the Boolean expression f in the following
way: f(x1, ..., xi, ..., xn) = xi ·f(x1, ...xi = 1, ...xn)+(x¯i) ·f(x1, ..., xi = 0, ..., xn) =
xi · CF1 + (x¯i) · CF2, where xi is the control variable and CF is the cofactor.
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More partitions are conducted on the cofactors which are associated with longer
paths, and the probability of cofactor activations decreases as well. This process is
repeated until the given constraints on area and delay are met. Next, gate sizing
is applied to further isolate critical paths. Then, to reduce the power dissipation,
supply voltage is scaled down until non-critical path delays are extended to the
target clock period. Finally, to detect the excitations of critical path delays, in-
puts of logic networks need to be monitored by decoding logic circuits designed
based on control variables. Figure 1.4 [17] shows an example of a CRISTA-based
pipeline structure. As illustrated, clock gating is used to switch the circuit from
the normal mode to the two-cycle mode.
Figure 1.4: Block diagram for a CRISTA-based pipeline design [17].
One major drawback of this technique is the area penalty, and two sources account
for it. First, extra circuits are needed for decoding inputs to monitor the critical
path excitations. Second, Shannon-expansion-based partitioning involves logic
expansions, which may convert compact logic expressions into more complicated
forms.
1.2.3 Razor
Razor [19] is a low-power technique which can enable circuits to operate at lower
supply voltage through detecting and correcting timing violations at the circuit-
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level. It was originally developed as a new dynamic voltage scaling (DVS) tech-
nique and was reported to realize more than 40% power savings compared with
the traditional DVS design [19].
Like CRISTA, Razor exploits the fact that critical paths are rarely excited and
overly conservative voltage margins are usually set to account for worst-case oper-
ation conditions. Razor reduces the power consumption because it allows for low
supply voltage operation by detecting and correcting errors associated with tim-
ing failures. Lowering the supply voltage to reduce safety margins is effective in
realizing power savings, since dynamic power consumption has an approximately
quadratic relationship with the supply voltage. But when some paths with large
delays are activated under a low supply voltage, circuits may make errors because
of timing violations. Razor manages to capture erroneous outputs and replace
them with correct values at the cost of extra hardware and more energy con-
sumptions. Thus, the actual power reduction is the difference between the power
saving from lowering the supply voltage and the power penalty from detecting
and correcting errors.
Figure 1.5: Block diagram for Razor control line [19].
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Razor relies on efficient architecture-level and circuit-level error detections and
corrections. Figure 1.5 [19] shows the block diagram of the control lines of Razor.
In a conventional design, one flip-flop per bit is inserted between two combi-
national logic networks; however, a shadow latch, a comparator, and an error-
controlled multiplexer are also needed for each bit in the control lines of Razor.
The control line performs two tasks. The first task is to detect errors by sam-
pling the output at a rate slower than the clock frequency, and the second is
to re-execute the computations with correct values flushed back through shadow
latches when errors are captured. The shadow latch, which runs at a delayed
clock, serves in an additional monitoring path of timing violations. If, at one of
the pipeline stages, the one-bit comparator, which is an XOR gate, detects an
inconsistency between the value stored in the main flip-flop and the value in the
shadow latch, indicating the output has not been settled at the clock edge, then
an error is detected at this stage. The following pipeline stages after the place
of the first error detected will re-compute. The inputs of the main flip-flops are
selected by multiplexers between values from the previous logic stage and the val-
ues in the shadow latches. When an error is captured, the re-execution will result
in a latency penalty of one clock cycle. To ensure successful error detection and
correct re-computation, the following two timing constraints must be secured:
1. Slow path constraint: Tp,max < Tclk + Tcd.
2. Fast path constraint: Tp,min > Tcd + Thold.
Tclk is the clock period, Tcd is the delay between the main clock and the clock
of shadow latches, Thold is the hold-up time of shadow latches and Tp,min, Tp,max
are the minimum and maximum delays of the previous logic stages respectively.
When the slow path constraint is not satisfied, the delay is so large that the out-
put cannot be settled to the correct values. Then the shadow latch will store
an erroneous value as well as the main flip-flop, so re-computations with correct
values are not possible. When the fast path constraint is violated, the previous
logic stage operates too fast, and the output of the next clock cycle is produced
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before the main flip-flop manages to hold the current output. Then the compara-
tor compares the output value of the current cycle in the shadow latch against
the value of the next cycle in the main flip-flop, and a false-positive detection of
an error occurs.
Razor-based DVS allows for aggressive supply voltage scaling in order to further
improve power savings, because the voltage can be properly adjusted based on the
error rate. An example of the relationship between supply voltage and the error
rate is shown in the measured data for an 18-bit field-programmable gate array
(FPGA) multiplier (Figure 1.6 [19]). Even though it was originally developed for
DVS, Razor can be generally applied to other digital systems with non-dynamic
voltage scaling. Moreover, the idea of adjusting voltage margins according to the
error rate can be easily adapted to compensate for PVT variations.
Figure 1.6: Error rate versus supply voltage scaling [19].
The timing constraints create major limitations of using Razor. To fulfill the slow
path constraint, the critical delay has to be smaller than the total time between
the clock edge of main flip-flops and the sample edge of shadow latches. To se-
cure the fast path constraint, buffers sometimes need to be inserted before the
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main flip-flop. The difference between the main clock and the clock of the shadow
latches is the timing margin of the system. The supply voltage cannot be low-
ered without limitations, because the timing margin needs to be confined within
a certain range; otherwise, penalties from buffer insertions can be overwhelmed.
Other drawbacks of Razor are the hardware overhead and the latency penalty.
1.2.4 Body Bias Adjustment
Body bias adjustment is a technique used to compensate for parameter variations
by calibrating the transistor source-to-body voltage, VSB [20,21]. It was originally
developed to compensate for D2D variations only [20]. In 2002, body bias adjust-
ment was modified to handle WID variations as well [21]. Body bias adjustment
was demonstrated to improve the frequency bin splitting, and to increase the die
acceptance rate [21]. In [21], the acceptance rate for 62 dies was 50%, with all
dies in the lowest frequency bin before the application of body bias adjustment;
however 99% of the dies are accepted in the highest frequency bin after body bias
adjustment is adaptively applied.
The key idea of body bias adjustment is to use the threshold voltage Vth of tran-
sistors as a control knob to realize the best trade-off between the frequency and
the leakage power. D2D and WID variations, taken together, result in circuit
frequency variations and leakage power variations. Figure 1.7 [21] shows the dis-
tribution of 62 circuits fabricated in 150 nm CMOS technology. The frequency
range was divided into several bins, and dies were placed into the highest possible
frequency bin while the power constrains were still met; however, some of the
dies could not be accepted because they either were too slow or leaked too much.
Adjusting Vth is an effective method to improve the acceptance rate of dies under
variations for the following two reasons:
1. Lowering the threshold voltages can increase the drain currents of transis-
tors, and thus increase the circuit speed, because the drain current can be
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roughly expressed as Ion ∝ (VGS − Vth)2 where VGS is the voltage across the
gate and the source of a transistor.
2. Increasing the threshold voltage can lower the leakage current and therefore
can reduce the standby power consumption, since Ileakage ∝ e(−Vth).
Figure 1.7: Frequency and leakage distributions for 62 test chips [21].
Body effect, which can be exploited to adjust the threshold voltage, is expressed
as ∆Vth ∝
√
(φf + Vsb), where φf is a process-dependent physical parameter.
Designers can intentionally employ either reverse body bias (raise the substrate
voltage of PMOS or lower the substrate voltage of NMOS) or forward body bias
(lower the substrate voltage of PMOS or raise the substrate voltage of NMOS)
to increase or decrease the threshold voltages accordingly. By setting body bias
voltages of different dies, the distribution of frequency and leakage power can be
narrowed into the middle range, where the constraints on speed and power can
be satisfied simultaneously and the acceptance rate can also be improved.
Extra circuitry is needed to calibrate the body bias level. Figure 1.8 [21] shows
the block diagram of a circuit with adaptive body bias. As shown, a circuit
block, which copies the critical path of the circuit under test, is built on chip to
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model the actual circuit operation conditions under variations. The target fre-
quency Φ is applied externally and is compared against the actual frequency of
the critical-path-replica by a phase detector. The output of the phase detector is
then converted to a 5-bit code, which represents the proper level of body bias volt-
age. Taking the 5-bit code and a reference voltage as inputs, a digital-to-analog
converter, which consists of a resistor network and an operational amplifier, gen-
erates the bias voltage. Alternatively, body bias voltage can be set using software
control with phase detector outputs instead of using on-chip circuits.
Figure 1.8: Block diagram for adjusting body bias voltage [21].
By applying the same combination of PMOS and NMOS body bias voltages to all
the transistors on a die, D2D variations can be compensated for and the accep-
tance rate can be improved. Yet, this method does not address WID variations. To
account for the parameter variations of the transistors on the same die, a method
was proposed in [21] to divide the circuit into blocks and apply the adaptive body
bias adjustment technique to each of them. Compared with the former method,
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WID body bias adjustment can further increase the number of dies placed in the
highest frequency bin [21].
The disadvantages of using this technique are the extra circuitry and power con-
sumption needed to monitor the critical path delay and to generate the bias
voltages. WID body bias adjustment needs more hardware because a number of
sub-blocks require more phase detectors and more bias voltage generators. The
overheads of hardware and power depend on variances of process parameters and
resolutions of bias voltages.
1.2.5 Approximate Computation
Approximate computation is a recently developed technique for digital signal pro-
cessing (DSP) applications, and it trades computation accuracy for energy through
transistor-level complexity reductions [22]. Gupta et al. [22] demonstrated the
benefits of approximate computation by implementing DSP blocks with approx-
imated versions of mirror adders. They reported that approximate computation
achieved a greater than 60% power reduction based on simulations, compared
with conventional implementations with accurate adders.
Approximate computation takes advantage of the fact that for many DSP ap-
plications, it is not necessary to produce numerically exact results, because ap-
proximations usually have adequate accuracy for human users [22]. In fact, re-
searchers have long been developing techniques for low-power circuits through
simplifications at different levels of design abstractions. Simplifications at logic,
architecture, and algorithm levels are widely used in applications where accuracy
requirements are statistical in nature. A simple example of these simplifications
is the word length truncation, which is commonly applied in many digital sys-
tems. The project reported in [22] was the first to reduce the design complexity
at the transistor-level and to build computational systems with erroneous arith-
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metic units.
Figure 1.9 [22] shows the schematics, layouts and truth tables of an accurate
mirror adder and of an approximate adders used in [22]. As shown in Figure
1.9, the approximate adder is created by removing some transistors from the
original adder; and as a result, the total capacitance in the circuit is reduced.
There are two benefits of using approximate adders. First, the dynamic power
is reduced since the power is mostly consumed by charging and discharging the
capacitances. Second, the critical path delay is reduced, which enables lower sup-
ply voltage to further reduce the dynamic power. Most of the DSP circuits are
built using adders and multipliers, so substantial power reductions are feasible
by using approximate adders. To meet application-level specifications, the per-
formance degeneration induced from logic-level errors needs to be controlled to
some extent, which prevents replacing all of the conventional adders in a circuit
with approximate adders. Thus, the actual power savings depends on the number
of least significant bits (LSBs) that can be approximated, which is determined
by the accuracy requirements. Approximate computation takes advantage of the
inherent system robustness, but does not improve it.
An error model of the approximate adder was developed in [22]. Error statis-
tics of approximate adders and of data truncation were examined in [22]. In
Figure 1.10 [22], the y-axis shows the error mean and variance of a ripple carry
adder, with some LSBs replaced with different versions of approximate adders,
and the x-axis shows the number of approximated bits or the number of trun-
cated bits. Computations with data truncations discard all the information in
several LSBs; however, approximate computation produces hardware errors at
LSBs with an error distribution. Statistically, approximate adders should outper-
form data truncation if the same number of LSBs are discarded or approximated.
Approximate computation and its various modifications have been widely stud-
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Figure 1.9: Approximate computation: (a) Circuit schematic, (b) layout, and (c)
truth table for both conventional and approximate designs [22].
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Figure 1.10: Error statistics for approximate adders: (a) mean and (b)
variance [22].
ied. Reconfigurable versions of approximate adders that can adapt to variable
accuracy requirements were built [23, 24]; custom synthesis methods for approxi-
mate circuits were developed [25–27]; and analytic models were created which can
be used to realize optimal trade-offs between the output quality and the power
savings of approximate circuits [27,28].
The major limitations of approximate computation are noticeable. It is not ap-
plicable to general purpose computing where imprecise computations are not ac-
ceptable. What is also notable is that this method only explores the inherent
error-resiliency of the applications, but it does not compensate for errors.
1.2.6 N-Modular Redundancy
N-modular redundancy (NMR) is a traditional fault tolerant technique in which
one circuit block is replicated by N times, and a majority voter selects the ma-
jority result among the outputs of all the replicas. The underlying principle of
NMR is similar to the idea of using repetition codes in communication systems;
however, the redundancy being introduced through simple repetition is not effi-
cient in compensating for the unreliability, and the overhead is large. NMR can
be applied at different abstraction levels, such as gate-level or system-level. NMR
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improves the robustness of the hardware implementation at the cost of an N×
power overhead and an N× area penalty.
1.2.7 Statistical Error Compensation
SEC [29] is a class of promising robust circuit design techniques. Inspired by com-
munication techniques, SEC treats unreliable substrates as noisy communication
links and compensates for hardware errors at the system-level with detection and
estimation techniques [29]. The error resiliency of SEC enables normal-designed
or even under-designed circuits to operate in a statistically acceptable manner.
In SEC-based design, computation efforts can be dramatically lowered, so that
variations can be overcomed. SEC is reviewed in detail in Chapter 3.
To demonstrate that SEC has an outstanding tolerance against process varia-
tions, a specific SEC technique, known as SSNOC, is leveraged to design a signal-
detection kernel built on CNFETs, and the application performance is evaluated
in the presence of CNFET variations. Simulation results show that a 90× im-
provement in circuit yield can be achieved and 90% of power efficiency of ideal
CNFETs with no variations can be retained.
The rest of this thesis is organized as follows. Chapter 2 presents CNFET-specific
variations and existing CNFET circuit design techniques. Chapter 3 reviews SEC
techniques in detail. Chapter 4 describes conventional and SSNOC-based designs
of a signal-detection kernel, and presents simulation results. Chapter 5 concludes
this thesis.
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CHAPTER 2
ROBUSTNESS CHALLENGES FROM
CNFET-SPECIFIC VARIATIONS
CNFETs are excellent candidates for implementing energy-efficient next-generation
digital systems in the sub-10 nm region, and are projected to provide an order of
magnitude improvement in EDP over CMOS technology [30]. Despite the great
potential in the energy efficiency of ideal CNFETs, significant process imperfec-
tions and CNFET-specific variations have prevented the realization of CNFET-
based VLSI circuits. For the past several years, research breakthroughs have
been made and many CNFET circuit specific design techniques have been devel-
oped [31–33]. However, those techniques, most of which are on the circuit-level,
are not enough to fully realize the EDP benefits of ideal CNFETs [34].
2.1 CNFET-Specific Variations
In addition to variations presented in silicon devices, CNFETs are also subject
to CNFET-specific variations (Figure 2.1), including variations in carbon nan-
otube (CNT) type, diameter, density, alignment, and doping [31]. Single-CNT
CNFETs present significant variations [35], and they are not able to provide suf-
ficient drain currents for practical VLSI applications. In contrast, CNFETs with
multiple CNTs have large on-current Ion, and the impact of variations is mitigated
because of statistically averaging effect [36]. Thus, multiple-CNT CNFETs are
used in building VLSI circuits.
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Figure 2.1: The CNFET: (a) CNFET and (b) scanning electron microscopy
(SEM) visualization of CNT variations in the CNFET channel [30].
From [31], Ion variations are dominated by CNT count variations. CNT count
is defined as the number of CNTs left in a CNFET after removing metallic
type CNTs, referred to as m-CNTs, using a technique called VLSI-compatible
metallic carbon nanotube removal [33]. There are multiple sources of CNT count
variations, and the most significant two sources are CNT density variations and
m-CNT-induced variations. Figure 2.2 illustrates the quantified impact of each
source of CNFET variations on Ion variations at the 5 nm node [34] (other details
of processing can be found in [34]).
Figure 2.2: Ion variations as a result of CNFET variations (details of processing
parameters in [34]).
To parametrize CNT count variations, Hills et al. [34] used the parameters defined
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below, referred to as the processing parameters:
• IDC (index of dispersion for CNT count [37]): The square of the ratio
between the mean and variance of the grown-CNT spacing distribution.
• pm: Probability that a given CNT is an m-CNT.
• prs: Conditional probability that a CNT is removed, given that it is a semi-
conductor type CNT (s-CNT).
• pRm: Conditional probability that a CNT is removed, given that it is an
m-CNT.
2.2 Circuit Impact of CNFET Variations
The delay penalty is the metric used in [31] to quantify the impact of CNFET vari-
ations on CNFET circuit delays, and is defined as the increase in the 95-percentile
delay (T95: the clock period at which the probability of error-free computation
reaches 95%) relative to the nominal delay (TNom: the critical circuit delay when
no variations are present) [37]. In [34], a Monte-Carlo statistical static timing
analysis (MC SSTA), which is based on a variation-aware gate timing model, is
employed to compute the delay penalty.
In addition to the delay variations, CNFET circuits also exhibit logic-level fail-
ures. The probability of not having any working CNTs in a given CNFET is
greater than zero because of CNT count variations, leading to opens or shorts in
CNFET circuits [37]. The probability of count failure, pcf , is referred to as the
probability that at least one CNFET experiences this type of functional failure in
a given circuit [37]. In [37], the most effective method to minimize pcf is to set
a pre-defined minimal width, WMIN , and all CNFETs smaller than WMIN will
be upsized to it. This type of upsizing, referred to as min-width upsizing [37],
reduces pcf with the penalties of increased power and area.
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Upsizing CNFETs and reducing the frequency both can help to compensate for
variations; but, as discussed in Section 1.2.1, they are still based on conventional
conservative design principles, and they sacrifice the potential benefits from im-
proved electrical properties of CNTs. Some other techniques developed for CN-
FET variations are also described in [31]. Layout design optimization exploits the
special correlation property of CNT placements, in order to lower the variance of
logic gate delay distributions and to reduce delay penalties. Selective transistor
upsizing optimizes CNFET sizing, with the aid of logic effort analysis, to reduce
energy overhead from evenly upsizing all CNFETs.
Even if all the techniques previously mentioned are applied together, CNFET
circuits would not present their full EDP potential. According to a recent project
reported in [31], in order to realize CNFET circuit energy-efficiency as predicted,
applying layout optimization and selective upsizing would not be enough; however,
a set of advanced processing parameters would also be required [31]. But, those
processing parameters have not been experimentally demonstrated [31]. With
current processing techniques and existing circuit-level design techniques, CNFET
digital circuits cannot be energy efficient and reliable simultaneously.
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CHAPTER 3
A REVIEW OF STATISTICAL ERROR
COMPENSATION TECHNIQUES
SEC is a class of techniques used to design energy efficient and robust systems on
nanoscale processing technologies. SEC is based on the communication-inspired
idea of treating unreliable substrates as noisy communication links, and it cor-
rects or compensates for errors at the system-level or algorithmic-level by applying
detection and estimation techniques [29]. The error resiliency of SEC enables un-
reliable circuits to recover from the performance degeneration due to variations,
by allowing nominal-case or average-case designs instead of worst-case conserva-
tive designs. Figure 3.1 shows a general setting of SEC-based designs, where the
input x is fed into an unreliable computational kernel and several observations
of the correct output are processed in an estimator or a detector to produce the
final output. The goal of the estimator/detector is to recover the correct compu-
tational results from errors and to minimize the difference between the corrected
output and the desired outputs. SEC realizes power savings while meeting statis-
tical system-level or application-level requirements, such as signal to noise ratio
(SNR), bit error rate (BER), and probability of correct decisions, etc. SEC has
been demonstrated to tolerate errors and to achieve significant power savings in
CMOS designs. In this chapter, some well-developed SEC techniques are pre-
sented, followed by a brief comparison between SEC and before-mentioned robust
circuit design techniques.
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Figure 3.1: General setting for SEC.
3.1 Algorithmic Noise-Tolerance
Algorithmic noise-tolerance (ANT) [38] is the first developed SEC technique. As
shown in Figure 3.2(a) [29], an ANT-based design incorporates the main block
with an estimator. The estimator is the low-complexity, usually reduced-precision,
version of the main block. The main block is operated under relaxed design
constraints, such as overly scaled voltages, and it exhibits hardware errors from
worst-case operation scenarios; the estimator, on the other hand, performs exact
computations, but it produces estimation errors. The outputs of the main block
and the estimator can be expressed as:
ya = yo + η,
ye = yo + e,
where ya is the output of the main block, ye the output of the estimator, yo is the
correct output, and η and e are hardware errors and estimation errors respectively,
as shown in Figure 3.2(b) [29]. ANT design methodology leverages the fact that
the statistical behaviors of η and e are distinctly different, and ANT based designs
incorporate a simple but efficient detection mechanism to select between main
block output and the estimator output to be the final output. ANT ensures that
the optimal quality output will be selected every time, thus it maintains high
application performance while relaxing design constraints. An ANT-based finite
impulse response (FIR) filter has been reported to achieve a 3× improvement
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in power savings [39], and an ANT-based Viterbi decoder has been presented to
have an 800× improvement in BER and a 3× improvement in energy savings [39].
ANT prefers LSB-first computations, because this type of computations tend to
generate large magnitude hardware errors, and such errors are easily separated
from estimation errors, as shown in Figure 3.2(b). The drawback of ANT is the
area overhead from the estimation block and the decision circuit, which account
for approximately 20% of the main block [29].
Figure 3.2: Algorithmic noise-tolerance: (a) block diagram for ANT-based
design, and (b) desired error distributions for ANT [29].
3.2 Stochastic Sensor Network on Chip
SSNOC takes multiple erroneous outputs as observations or estimations of the
desired output and fuses them to generate a corrected output, as illustrated in
Figure 3.3 [29]. In an SSNOC-based design, a main computation block is decom-
posed into reduced complexity sub-blocks, referred to as sensors, in a statistically
similar manner. If the sensor output is expressed as yei = yo + ei + ηi, then the
statistical similarity ensures that E[yei] = E[yo]. The errors of the sensors are
from two sources: ηi is the hardware error resulting from intentional under-design
and ei is the estimation error resulting from the decomposition. Hardware error
ηi yields to an irregular distribution, while estimation error ei yields to a Gaus-
sian distribution. Together, they can be modeled as an -contaminated Gaussian
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distribution, assuming the errors are independent. An -contaminated Gaussian
distribution is a distribution with a probability of 1− being a Gaussian, and with
a probability of  being an unknown distribution. The sensor outputs with such
distributions can be fused to produce worst-case optimal estimation of the correct
output, according to the theory of robust statistics developed by Huber [40].
Figure 3.3: SSNOC-based design [29].
In a previously published project, two fusion algorithms were examined [41]. The
first, a simplified version of Huber’s method [41], is named the one-step Huber
algorithm, and it can offer great robustness improvement [41]. The second algo-
rithm takes the median of all the sensor outputs (which is the first step in the
one-step Huber algorithm). The latter has been demonstrated to provide accept-
able robustness as a fusion method; however, the median filter used in the latter
needs much simpler hardware compared to the fusion block used in the one-step
Huber’s algorithm [41, 42]. An SSNOC-based pseudo-random noise code (PN-
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code) acquisition filter was built using a 180 nm CMOS process [42]. Multiple
dies were tested, and the energy savings of the proposed design ranged from 2.4×
up to 5.8× (3.86× on average) compared with the conventional design [42]. One
drawback of SSNOC is the area penalty from using fusion block which is not
needed in conventional designs; however, in some special implementations, the
area penalty can be negligible if the fusion block is simple enough (explained fur-
ther in Section 4.1). The major limitation of SSNOC is that not all computations
can be easily decomposed in a statistically similar manner.
3.3 Soft N-Modular Redundancy and Likelihood
Processing
Soft n-modular redundancy (soft NMR), Figure 3.4(a), and likelihood processing
(LP), Figure 3.4(b), are two other SEC techniques. Traditional fault tolerant
technique NMR forcibly uses hardware redundancy for error compensations; but
soft NMR leverages the statistical error behavior into conventional designs, ex-
ploiting the redundancy in a statistically efficient manner at the word level [43].
In a discrete cosine transform (DCT) image coder design, soft triple-MR (TMR)
provided a 10× improvement in robustness and 13% power savings and soft dual-
MR (DMR) provided a 2× improvement in robustness and 35% power savings,
compared with regular TMR [43]. LP also exploits the hardware redundancy for
error compensations, and it utilizes error statistics at the bit level instead of at
the word level [44]. LP uses the bit-level confidence, or likelihood, to generate
the corrected output. For a 2D DCT coder design, LP improves error tolerance
by 100× compared with conventional designs, and by 5× compared with regular
TMR [44].
Previously, SEC was leveraged to compensate for errors resulting from voltage
over scaling (VOS) for ultra low-power circuits. In an SEC-based design, er-
roneous outputs of a computational kernel are treated as the observations of a
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Figure 3.4: Block diagrams for (a) soft NMR and (b) likelihood processing [29].
stochastic process, and certain knowledge of the error behavior is required to ap-
ply error compensation techniques. But the error sources are not limited to VOS
or device variations. Digital systems designed with SEC have been implemented
on inference-based applications where accuracy requirements are statistical in na-
ture. For applications that require precise data processing, SEC cannot be applied
in its current form [29]. Area penalties are common in SEC techniques, because
extra circuitries are needed either to generate multiple observations of desired
outputs or to make corrections on these observations.
3.4 A Comparison of SEC and Other Robust Digital VLSI
Design Techniques
SEC techniques operate at the system-level to compensate for errors, which dis-
tinguish them from the techniques described in Chapter 2. Critical path isola-
tion [17] and Razor [19] are architecture-level techniques that can prevent hard-
ware errors resulting from timing violations to reduce safety margins; body bias
adjustment [21] reduces the variances of the frequency and the leakage power by
exploiting the second-order effect of transistors; approximate computation [22]
trades output qualities for the power consumption with the help of transistor-
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level complexity reductions. In terms of error handling, critical path isolation and
body bias adjustment explore the statistical nature of PVT variations and prevent
errors from occurring; Razor allows the occurrence of errors and applies additional
error detection and correction mechanisms to ensure exact computation; approx-
imate computation takes advantage of inherent error resiliencies of applications
and treat the error rate as a measure of the output quality. These techniques do
not intentionally compensate for errors. In contrast, SEC exploits the inherent
robustness of applications in a manner similar to approximate computation, but
it also elegantly compensates for errors in a stochastic manner.
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CHAPTER 4
CIRCUIT DESIGN AND SIMULATION
RESULTS
To demonstrate that SEC can carry forward the recovery from imperfections and
variations of CNFET circuits, an SSNOC-based computational kernel is imple-
mented and its performance is examined. It is important to note that the fast
modeling method developed in [34] for CNFET circuits delay variations is the key
enabler for the methodology used in simulations. In this chapter, the design of an
SSNOC-based signal detection circuit is presented, the simulation flow adapted
to generate the results is described, and simulation results are shown.
4.1 SSNOC-Based Signal Detection Kernel
To illustrate the error-resilience of SEC, a computational kernel is implemented to
detect a signal of interest within a noise-contaminated input. The circuit output
is a 1-bit binary decision corresponding to whether or not the signal of interest
is detected. At the heart of this detection is a correlation kernel that calculates
the inner product of two vectors. The inner product is then compared against a
threshold to determine the decision bit. The correlation kernel, shown in Figure
4.1, is commonly used in a variety of applications, including classifications, pattern
recognitions, multi-media signal processings, and communication receivers [41].
In this project, the kernel is used in a PN-code acquisition system for wireless
communications, as previously mentioned. As shown in Figure 4.1, H is the locally
stored PN-code, X is the noisy input signal from a communication channel, Y is
the inner product of H and X, and T is the threshold. Threshold T is set at the
level that keeps the probability of false alarm at 5% [41], though it can be set
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according to other application-level requirements.
Figure 4.1: Signal detection kernel. Vector H is the signal of interest, vector X
is the noise-contaminated input, Y is the correlation between X and H, and T is
the threshold for decision-making.
The inner product is commonly implemented using an N -tap FIR filter, shown in
Figure 4.2(a), with the input-output relationship defined as:
y[n] =
∑N−1
j=0 h[j]x[n− j].
In the above equation, h[j] is the filter coefficient and x[n] is the noisy input
with 8-bit precision. By using the delay modeling method developed in [34], it is
found that to ensure almost error-free computation (pcf < 1%) for a conventional
CNFET-based implementation, the circuit has to suffer from unacceptable penal-
ties in both frequency and power. The circuit EDP would be reduced significantly.
To retrieve ideal CNFET benefits, design parameters need to be relaxed. Re-
ducing the clock period or decreasing WMIN can help to fully realize the CNFET
EDP improvement, but errors would be produced and the application-level per-
formance would be degraded. Even though the inherent robustness would help to
maintain an acceptable signal detection rate for slightly smaller transistors and
slightly increased frequency when the error rate is relatively low, the conventional
design would still fail when TCLK is 5% above TNOM (5% delay penalty) and
WMIN is set to achieve a 5% energy penalty, given state-of-the-art CNT process-
ing parameter values.
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Figure 4.2: (a) Conventional design of N bit FIR filter; (b) the SSNOC-based
design of N bit FIR filter.
The SSNOC-based design decomposes the N -tap FIR filter into M identical sub-
blocks called sensors (M < N), and then fuses the estimated outputs to produce
a corrected output (Figure 4.2(b)). In this project, N = 256, M = 64 and each
sensor is a 4-tap FIR filter. The output of sensor i is expressed as:
yi[n] =
∑3
j=0 h[4i+ j]x[n− 4i− j].
The fusion output yˆ[n] (Figure 4.2(b)) is used for decision making. As previously
discussed, the one-step Huber algorithm is more robust; however, a median-based
fusion algorithm is implemented, because it performs reasonably well and requires
considerably less circuitry [41].
Figure 4.3 depicts the block diagrams of the conventional and SSNOC-based de-
signs. The conventional design sums the outputs of all sensors with an adder tree
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and compares this sum with the threshold T to produce the decision bit. The
SSNOC-based design first subtracts T from each sensor output. The sign bit of
the subtraction is defined to be 1 if the result is positive, and 0 if the result is
zero or negative. The decision bit is then produced as the result of a majority
vote among the sign bits of all subtractions. Note that this is equivalent to taking
the median of all sensor outputs and then comparing it with T with less cir-
cuitry. To prove the two methods are equivalent, suppose that the sensor outputs
y1, y2, ..., yn are ranked in an ascend order as yr,1, yr,2, ..., yr,n, and the median out-
put is ymedian. When n is an even number, ymedian =
1
2
× (yr,n
2
+ yr,n
2
+1); however
when n is an odd number, ymedian = yr,n+1
2
. If ymedian > T , then at least n or
n+1
2
outputs are also greater than T , which means that sign[median(y1, y2, ..., yn) −
T ] = majority[sign(y1 − T ), sign(y2 − T ), ..., sign(yn − T )] = 1. The case of
ymedian <= T can be proved by following the same procedure. Each design is
pipelined so that the critical path delay of the system is equal to the maximum
sensor delay (i.e., the critical path delay is not in the adder tree or fusion block).
The 64 sensors are common to each design; the adder tree and the fusion block
are referred to as the post-processing blocks.
Table 4.1 provides the synthesis results of both designs in the nominal case.
SSNOC requires less combinational logic, as well as fewer registers, so it is ex-
pected to offer energy savings over the conventional design. It is important to
note that the simplicity of the joint design of the fusion block (a digital median
filter) and the threshold comparing block provides the hardware efficiency. For
other applications and for other designs of the fusion block, the SSNOC-based
design does not guarantee less circuitry than the conventional design in general.
Table 4.1: Conventional vs. SSNOC
Conventional Adder Tree SSNOC Fusion Block
Combinational Cells 11170 (total),4943 (INV / BUF) 6364 (total),1858 (INV / BUF)
Registers 1390 1011
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Figure 4.3: Block diagrams of the SSNOC-based design (top-right) and
conventional design (bottom-right).
In this project, it is assumed that both post-processing blocks are error-free. To
ensure robustness against functional failures, minimal width upsizing is applied
to both post-processing blocks.
4.2 Simulation Setup
The following three-step approach is used to simulate the performance of the
conventional and SSNOC-based designs in the presence of CNFET variations (il-
lustrated in Figure 4.4):
1. CNFET circuit delay modeling: The MC SSTA methodology [34] (con-
ducted by Gage Hills from the Stanford Robust System Group) is used to
generate 100,000 delay samples for each logic gate, using the synthesized
netlist and placement information to model correlations among logic gate
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delays. CNFETs that do not contain any s-CNTs for a given trial are mod-
eled as an open- or short-circuit.
2. Hardware description language (HDL) simulation: Delay samples and func-
tional failures (from Step 1) are injected into an HDL model and simulated
to produce (possibly erroneous) outputs of all the sensors.
3. Probability of detection calculation: For each trial, the sensors’ outputs
are used to compute decision sequences for both designs, which are error-
free. Finally, both binary decision sequences are compared against correct
detections to calculate detection probability, as probability of false alarm is
fixed at 5%.
Figure 4.4: Three-step statistical simulation flow.
For this simulation methodology, each instance of the system would exhibit a
different circuit delay distribution and different error statistics, under the exact
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same set of processing parameters and operation conditions. This methodology
examines the error resiliency under the effects of CNFETs D2D and WID varia-
tions, which were not the main focus of previous SEC-related projects. The results
(detailed in Section 4.3) strongly indicate the power of SEC to compensate for
parameter variations.
4.3 Simulation Results
Circuit yield is used as a system-level metric to compare the performances of the
conventional design with the SSNOC-based design in the presence of CNTFET
variations. Results are generated with different sets of processing parameters and
multiple combinations of operating conditions.
Before analyzing SEC resilience of variations, the performances of the conven-
tional design and the SSNOC-based design under variation-free conditions are
compared first. The probability of detection of the conventional design reaches
95.1%; and in the SSNOC-based design, the probability of detection decreases to
92.5%. The false alarm rate is fixed at 5% by adjusting the threshold in order
to conduct a fair comparison. The conventional design outperforms the SSNOC-
based design because the sensors have estimation errors and simply taking the
median of estimations is not the optimal detection strategy under such a con-
dition [40]. On the other hand, the detection rule in the conventional design is
based on the Euclidean distance, which is the optimal solution for Gaussian noise
contaminated signals when there are no computation errors.
Simulations were conducted using the methodology described in Section 4.2.
CNFET delay distributions were generated for a set of processing parameters
(Table 4.2) and for a range of WMIN (from 10 nm to 50 nm). Circuit delays were
then sampled and these samples were used in HDL simulations. Simulations were
conducted at three different clock periods, which were set at 5%, 10% and 20%
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above nominal (variation-free) critical delay.
Table 4.2: CNT Processing Parameters Used in Simulations
Parameter Set 1 2 3 4 5
IDC 0.500 0.409 0.309 0.207 0.106
pm 10.0% 9.3% 8.2% 6.5% 4.2%
pRs 5.0% 4.8% 4.5% 4.0% 3.0%
To quantify the robustness of the designs under CNFET variations, circuit yield is
defined as a function of a desired probability of detection, pd. In the experiments,
the yield is estimated as the percentage of emulated systems whose performance
meets the pd requirement. It is expressed as:
yield = 1
n
∑n
i=1 I{pd,i ≥ pd},
where I{} is the indicator function that returns 1 if the argument is true and 0 if
false.
Figure 4.5 plots yield vs. pd as the processing parameters degrade (Figure 4.5(a))
and as the transistor minimal size WMIN reduces (Figure 4.5(b)), with the clock
being set at 5% above the nominal critical delay for both the conventional and
SSNOC-based designs.
In Figure 4.5, the conventional design presents higher yield for a given pd, when
the processing parameters are good (IDC below 0.02) and the transistors are
still wide (WMIN above 30 nm). However, as processing conditions are worsened
and transistor sizes are reduced, the yield of conventional design drops dramati-
cally and fast. In contrast, the SSNOC-based design is significantly more robust
against variations and transistor downsizing. In extreme cases, a 90× improve-
ment in yield for a given probability of detection and a 2.2× improvement in the
probability of detection for a given yield were observed. The plots indicate that
38
Figure 4.5: (a) Yield vs. pd, for a range of processing parameters with WMIN =
20 nm. (b) Yield vs. pd, for a range of WMIN (10 nm to 40 nm) with IDC = 0.5.
the SSNOC-based design not only relaxes design margins of the frequency and
the transistor size, but also reduces the EDP overhead. The results shown verify
SSNOC’s superior robustness over the the conventional design.
To visualize that the SSNOC-based design relaxes CNFET processing require-
ments, Figure 4.6 plots the parameters (IDC, pm, pRs) needed for both designs
to exhibit 90% yield of 90% detection probability at 5 nm node (with 5% above
nominal critical delay and 5% transistor minimal upsizing).
Figure 4.6: Processing parameters need to meet 5% delay penalty with 5%
energy increase at the 5 nm node, with 90% pd and 90% yield.
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CHAPTER 5
CONCLUSION
Increasingly severe variations in electric devices, as observed both in deeply scaled
CMOS as well as in emerging beyond-CMOS technologies, pose substantial chal-
lenges in designing high-performance digital VLSI circuits with low power and high
reliability. This thesis exploits system-level innovations to overcome nanoscale
variations. As indicated in this thesis, the unreliable behavior of basic circuit
blocks can be modeled and exploited in a statistical manner to aid system-level
design. Further, this thesis shows that SEC techniques can maintain the desired
application-level requirements without the conservative over-design. The simu-
lation results verify the benefits to apply SEC as an energy-efficient and robust
design technique for advanced nanoscale technologies with significant process vari-
ations. Particularly, SEC greatly contributes to the realization of EDP benefits
of CNFETs over CMOS.
The results presented clearly demonstrate the robustness improvement of an
SSNOC-based design against CNFET-specific variations. For the application se-
lected in this thesis, the SSNOC-based design and the conventional design both
can present a higher than 90% probability of detection at a 5% false alarm rate,
when there are no variations; but, the SSNOC-based design exhibits a 90× in-
crease in circuit yield at a 90% detection rate under extremely degraded processing
with greatly reduced safety margins, compared with the conventional design. The
relaxed processing parameters and the reduced design margins can enable the re-
alization of the ideal CNFET energy efficiency in VLSI applications. Thus, the
projected EDP benefits of ideal CNFETs can be recovered from CNFET process-
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ing variations through SEC.
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